Template Job
Astera Labs, San Jose, California, United States
Salary not disclosed
Electronics
Design circuit layouts for advanced node CMOS products, creating schematics and floor plans while minimizing parasitic effects and skew across building blocks. Collaborate with design engineers across time zones on sophisticated analog and digital circuit implementations.
Posted September 18, 2026 (2w ago)