← All roles

Senior STA Engineer

ALAstera Labs, Ahmedabad, Gujarat, India

Own timing analysis and signoff activities across the full ASIC design flow from synthesis through tape-out, including MCMM analysis and debugging of setup/hold timing violations. Requires 6+ years of experience in static timing analysis and timing closure for complex semiconductor designs.

Posted September 11, 2026 (3w ago)