Senior Engineer PD
Astera Labs, Singapore, Singapore
Salary not disclosed
Lead levelElectronics
You will lead block and top-level physical implementation of high-speed transceiver IPs on advanced technology nodes, managing floorplanning through routing and verification. You need expert-level understanding of advanced physical design techniques and experience closing timing on complex designs.
Posted August 4, 2026 (2mo ago)