Senior Design Verification Engineer
Astera Labs, Toronto, Ontario, Canada
Salary not disclosed
Senior levelTesting
Build and validate complex connectivity silicon for AI infrastructure through verification environment development, UVM and C/C++ integration, and RTL designer collaboration. Requires expertise in design verification methodologies and advanced semiconductor testing.
Posted September 11, 2026 (3w ago)