Principal Logic Design Engineer
Astera Labs, Bengaluru, Karnataka, India
Salary not disclosed
Principal levelElectronics
Lead RTL and micro-architecture development for connectivity silicon with 10+ years of experience in high-speed data paths and logic design. Requires expertise in simulation, synthesis, and timing closure from concept through production.
Posted September 30, 2026 (3d ago)