Design Verification Tech Lead- SerDes/PHY IP
Astera Labs, San Jose, California, United States
Salary not disclosed
Lead levelTesting
The Design Verification Tech Lead oversees verification strategies and execution for SerDes/PHY IP blocks used in connectivity solutions. They need extensive experience in digital verification, SystemVerilog, and semiconductor design with leadership of verification teams.
Posted September 21, 2026 (11d ago)