← All roles

Senior ASIC RTL Design Engineer, AI Hardware

CECerebras, Remote

You will lead front-end RTL design and integration for next-generation Cerebras Wafer Scale Engine chips, implementing novel architectures for AI workloads. You need expert-level knowledge of digital design, RTL tools, chip design flows, and AI hardware architecture.

Posted September 24, 2026 (8d ago)